

LTC1450/LTC1450L

Parallel Input, 12-Bit Rail-to-Rail Micropower DACs in SSOP

- **Guaranteed Monotonic**
- **Buffered True Rail-to-Rail Voltage Output**
- 12-Bit Resolution
- \blacksquare 3V Operation (LTC1450L) I_{CC} : 250 μ A Typ
- \blacksquare 5V Operation (LTC1450) I_{CC} : 400 μ A Typ
- Parallel 12-Bit or 8 + 4-Bit Double Buffered Digital Input
- Internal Reference
- Output Buffer Configurable to Gain of 1 or 2
- Configurable as a Multiplying DAC
- Internal Power-On Reset
- **Maximum DNL Error: 0.5LSB**

APPLICATIONS ™
▲

- Digital Calibration
- Industrial Process Control
- Automatic Test Equipment
- Arbitrary Function Generators
- Battery-Powered Data Conversion Products
- **Feedback Control Loops and Gain Control**

FEATURES DESCRIPTION U

The LTC® 1450/LTC1450L are complete single supply, railto-rail voltage output, 12-bit digital-to-analog converters (DACs) in a 24-pin SSOP or PDIP package. They include an output buffer amplifier, reference and a double buffered parallel digital interface.

The LTC1450 operates from a 4.5V to 5.5V supply. The output can be pin strapped for 4.095V or 2.048V full-scale. It has a 2.048V internal reference.

The LTC1450L operates from a 2.7V to 5.5V supply. The output can be pin strapped for 2.5V or 1.22V full-scale. It has a 1.22V internal reference.

The LTC1450/LTC1450L offer true stand-alone performance. In addition, the reference output, high and low reference inputs and gain setting resistor are brought to pins for maximum flexibility.

1

 $\overline{\mathcal{I}}$, LTC and LT are registered trademarks of Linear Technology Corporation.

TYPICAL APPLICATION U

ABSOLUTE MAXIMUM RATINGS ^W ^W ^W ^U PACKAGE/ORDER INFORMATION ^U ^W ^U

Consult factory for Military grade parts.

V_{CC} = 4.5V to 5.5V (LTC1450), 2.7V to 5.5V (LTC1450L), V_{OUT} unloaded, **ELECTRICAL CHARACTERISTICS**

REFOUT = REFHI, REFLO = GND = X1/X2, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.

V_{CC} = 4.5V to 5.5V (LTC1450), 2.7V to 5.5V (LTC1450L), V_{OUT} unloaded, **ELECTRICAL CHARACTERISTICS**

REFOUT = REFHI, REFLO = GND = X1/X2, T_A = T_{MIN} to T_{MAX}, unless otherwise noted.

ELECTRICAL CHARACTERISTICS

 $V_{CC} = 4.5V$ to 5.5V (LTC1450), $V_{CC} = 2.7V$ to 3.6V (LTC1450L), $T_A = T_{MIN}$ to T_{MAX} , unless otherwise noted.

The ● denotes specifications which apply over the full operating temperature range.

Note 1: Nonlinearity is defined from the first code that is greater than or equal to the maximum offset specification to code 4095 (full-scale). **Note 2:** Load is 5kΩ in parallel with 100pF.

Note 3: DAC switched all 1's and the code corresponding to V_{OS(MAX)} for the part.

Note 4: Digital inputs at OV or V_{CC}.

Note 5: Digital inputs swing 10% to 90% of V_{CC} , $t_r = t_f = 5$ ns and timing measurements are from $V_{CC}/2$.

TYPICAL PERFORMANCE CHARACTERISTICS W U

TYPICAL PERFORMANCE CHARACTERISTICS W U

Differential Nonlinearity (DNL)

LTC1450

0

 $\frac{-0.2}{2}$ DNL ERROR (LSB)

0

0.2

LTC1450 Integral Nonlinearity (INL)

LTC1450 Broadband Output Noise

1450/50L G12

LTC1450 Output Offset Voltage vs Temperature

FREQUENCY (Hz) 20 PSRR (dB) 30 50 60 80 90 10 100 10k 10M 10 1 10 100 70 40 0 VOUT NIN REFOUT $CODE = FFF_H$ **Power Supply Rejection vs Frequency**

1450/50L G10

LTC1450 Total Harmonic Distortion + Noise vs Frequency

CODE

1024 2048 2560 512 1536 3072 3584 4095

1450/50L G08

TYPICAL PERFORMANCE CHARACTERISTICS W U

LTC1450 Large-Scale Settling (Falling)

1450/50L G16

Output Voltage Full-Scale Settling Output Voltage Zero-Scale Settling

LTC1450 Digital Feedthrough

1450/50L G17

1450/50L G18

1450/50L G15

PIN FUNCTIONS U UU

WR (Pin 1): Write Input (Active Low). Used with CSMSB and/or $\overline{\text{CSLSB}}$ to load data into the input latches. While $\overline{\text{WR}}$ and CSMSB and/or CSLSB are held low the enabled input latches are transparent. The rising edge of WR will latch data into all input latches.

CSLSB (Pin 2): Chip Select Least Significant Byte (Active Low). Used with WR to load data into the eight LSB input latches. While WR and CSLSB are held low the eight LSB input latches are transparent. The rising edge will latch data into the eight LSB input latches. Can be connected to CSMSB for simultaneous loading of both sets of input latches on a 12-bit bus.

CSMSB (Pin 3): Chip Select Most Significant Byte (Active Low). Used with \overline{WR} to load data into the four MSB input latches. While WR and CSMSB are held low the four MSB input latches are transparent. The rising edge will latch data into the four MSB input latches. Can be connected to CSLSB for simultaneous loading of both sets of input latches on a 12-bit bus.

D0 to D7 (Pins 4 to 11): Input data for the Least Significant Byte. Loaded into LSB input latch when $WR = 0$ and $\overline{CSLSB} = 0.$

D8, D9, D10, D11 (Pins 12, 13, 14, 15): Input data for the Most Significant Byte. Loaded into MSB input latch when WR = 0 and CSMSB = 0. Can be connected to D0 to D3 for multiplexed operation on an 8-bit bus.

GND (Pin 16): Ground.

REFLO (Pin 17): Lower input terminal of the DAC's internal resistor string. Typically connected to Analog Ground. An input code of (000_H) will connect the positive input of the output buffer to this end. Can be used to offset the zero scale above ground.

REFHI (Pin 18): Upper input terminal of the DAC's internal resistor string. Typically connected to REFOUT. An input code of (FFFH) will connect the positive input of the output buffer to 1LSB from this end.

REFOUT (Pin 19): Output of the internal 2.048V/1.22V reference. Typically connected to REFHI to drive internal DAC resistor string.

V_{CC} (Pin 20): Positive Power Supply Input. $4.5V \leq V_{CC} \leq$ 5.5V (LTC1450) and $2.7V \le V_{CC} \le 5.5V$ (LTC1450L). Requires a bypass capacitor to ground.

V_{OUT} (Pin 21): Buffered DAC Output.

X1/X2 (Pin 22): Gain Setting Resistor Pin. Connect to GND for $G = 2$ or to V_{OIII} for $G = 1$. Should always be tied to a low impedance source, such as ground or V_{OIII} , to ensure stability of the output buffer when driving capacitive loads.

CLR (Pin 23): Clear Input (Asynchronous Active Low). A low on this pin asynchronously resets all internal latches to 0s.

LDAC (Pin 24): Load DAC (Asynchronous Active Low). Used to asynchronously transfer the contents of the input latches to the DAC latches which updates the output voltage. The rising edge latches the data into the DAC latches. If held low the DAC latches are transparent and data from the input latches will immediately update V_{OUT} .

7

DIGITAL INTERFACE TRUTH TABLE U

TIMING DIAGRAM

BLOCK DIAGRAM

DEFINITIONS

Resolution (n): Resolution is defined as the number of digital input bits (n). It defines the number of DAC output states (2^n) that divide the full-scale range. The resolution does not imply linearity.

Full-Scale Voltage (V_{FS}): This is the output of the DAC when all bits are set to 1.

Voltage Offset Error (V_{OS}): The theoretical voltage at the output when the DAC is loaded with all zeros. The output amplifier can have a true negative offset, but because the part is operated from a single supply, the output cannot go below zero. If the offset is negative, the output will remain near 0V resulting in the transfer curve shown in Figure 1.

The offset of the part is measured at the code that corresponds to the maximum offset specification:

 $V_{OS} = V_{OUT} - [(Code)(V_{FS})/(2^n - 1)]$

Least Significant Bit (LSB): One LSB is the ideal voltage difference between two successive codes.

$$
\mathsf{LSB} = (\mathsf{V}_{\mathsf{FS}} - \mathsf{V}_{\mathsf{OS}}) / (2^n - 1) = (\mathsf{V}_{\mathsf{FS}} - \mathsf{V}_{\mathsf{OS}}) / 4095
$$

Nominal LSBs:

Integral Nonlinearity (INL): End-point INL is the maximum deviation from a straight line passing through the end points of the DAC transfer curve. Because the part operates from a single supply and the output cannot go below zero, the linearity is measured between full scale and the code corresponding to the maximum offset specification. The INL error at a given input code is calculated as follows:

 $INL = [V_{OUT} - V_{OS} - (V_{FS} - V_{OS})(code/4095)]/LSB$ V_{OUT} = The output voltage of the DAC measured at the given input code

Differential Nonlinearity (DNL): DNL is the difference between the measured change and the ideal one LSB change between any two adjacent codes. The DNL error between any two codes is calculated as follows:

 $DNL = (\Delta V_{OUIT} - LSB)/LSB$

 ΔV_{OUT} = The measured voltage difference between two adjacent codes

Digital Feedthrough: The glitch that appears at the analog output caused by AC coupling from the digital inputs when they change state. The area of the glitch is specified in $(nV)(s)$.

Figure 1. Effect of Negative Offset

OPERATION u

Parallel Interface

The data on the input of the DAC is loaded into the DAC's input latches when Chip Select (CSLSB and/or CSMSB) and WR are at a logic low. The data that is loaded into the input latches will depend on which of the Chip Selects are at a logic low (see Digital Interface Truth Table). If WR and CSLSB are both low and CSMSB is high, then only data on the eight LSBs (D0 to D7) is loaded into the input latches. Similarly if WR and CSMSB are both low and CSLSB is high then only data on the four MSBs (D8 to D11) is loaded into the input latches. Data is loaded into both the Least Significant Data Bits (D0 to D7) and the Most Significant Bits (D8 to D11) at the same time if WR, CSLSB and CSMSB are low.

The input data is latched into the input latches on the rising edge of either the WR or one of the Chip Selects. The WR transition high will latch the data in both input latches. A rising edge on CSMSB will latch data bits D8 to D11. A rising edge on $\overline{\text{CSLSB}}$ will latch data bits D0 to D7.

Once data is loaded into the input latches, it can be loaded into the DAC latch. This will update the analog voltage output of the DAC. The DAC latch is loaded by a logic low on LDAC. The data that is loaded into the DAC latch will be latched on the rising edge of LDAC.

When WR, CSLSB, CSMSB and LDAC are all low the latches are transparent and data on pins D0 to D11 loads directly into the DAC latch.

Power-On Reset

The LTC1450/LTC1450L have an internal power-on reset that resets all internal latches to 0's on power-up (equivalent to the CLR pin function).

Reference

The LTC1450 includes an internal 2.048V reference, giving the LTC1450 a full-scale range of 4.095V in the gain of 2 configuration. The LTC1450L has an internal 1.22V reference with a full-scale range of 2.5V and a gain of 2.05 in the gain of 2 configuration. The onboard reference in the LTC1450 and LTC1450L is not internally connected to the DAC's reference resistor string but is provided on an adjacent pin for flexibility. Because the internal reference is not internally connected to the DAC resistor string, an external reference can be used or the resistor string can be driven with an external source in multiplying configuration. The external reference or source must be capable of driving the 8k minimum DAC ladder resistance.

The reference output noise can be reduced with a bypass capacitor to ground. (Note: The reference does not require a bypass capacitor to ground for proper operation.) When bypassing the reference a small value resistor in series with the capacitor is recommended to help reduce peaking on the output. A 10 Ω resistor in series with a 4.7 μ F capacitor is optimum for reducing reference generated noise.

DAC Ladder Resistor String

The high and low end of the DAC ladder resistor string (REFHI and REFLO respectively) are not connected internally on this part. Typically REFHI will be connected to REFOUT and REFLO will be connected to GND. This will give the LTC1450 a full-scale range of 4.095V. The fullscale range for the LTC1450L will be 2.5V

Either of these pins can be driven up to V_{CC} – 1.5V when using the buffer in the gain of 1 configuration. The resistor string pins can be driven to $V_{CC}/2$ when the buffer is in the gain of 2 configuration (2.05 for the LTC1450L). The resistance between these two pins is typically 18k (8k min).

Voltage Output

The output buffer for the LTC1450/LTC1450L can be configured for two different gain settings. By tying the X1/X2 pin to GND the gain is set to 2 (2.05 for the LTC1450L). By tying the X1/X2 pin to V_{OUT} the gain is set to one.

The LTC1450 family's rail-to-rail buffered output can source or sink 5mA over the entire operating temperature range while pulling to within 300mV of the positive supply voltage or GND. The output swings to within a few millivolts of either supply rail when unloaded and has an equivalent output resistance of 40Ω when driving a load to the rails.

TYPICAL APPLICATIONS NU

Filter V_{REF} to Lower Output Noise (0.18mV_{RMS} at V_{OUT})

Digitally Programmable Noninverting Amplifier

TYPICAL APPLICATIONS NU

Bipolar Output 12-Bit DAC

Digitally Programmable Bilateral Current Source/Sink

TYPICAL APPLICATIONS NU

4-Quadrant Multiplying DAC Application

This application shows the LTC1450L configured as a single supply 4-quadrant multiplying DAC. It uses a 5V supply and only one external component, a 5k resistor tied from REFOUT to ground. (The LTC1450 can be used in a similar fashion.) The multiplying DAC allows the user to digitally change the amplitude and polarity of an AC input signal whose voltage is centered around an offset signal ground provided by the 1.22V reference voltage. The transfer function is shown in the following equations.

$$
V_{OUT} = (V_{IN} - V_{REF}) \left[Gain \left(\frac{D_{IN}}{4096} - 1 \right) + 1 \right] + V_{REF}
$$

For the LTC1450L Gain = 2.05 and V_{REF} = 1.22V

 \boldsymbol{I} of litter \boldsymbol{I}

$$
V_{OUT} = (V_{IN} - 1.22V)\left[2.05\left(\frac{D_{IN}}{4096}\right) - 1.05\right] + 1.22V
$$

Table 1 shows the expressions for V_{OUT} as a function of V_{IN} , V_{REF} and D_{IN} . The scope photo shows a 12.5kHz, 2.3V_{P-P} triangle wave input signal and the corresponding output waveforms for zero-scale and full-scale DAC codes.

Table 1. Binary Code Table for 4-Quadrant, Multiplying DAC Application

BINARY DIGITAL INPUT CODE IN DAC REGISTER	ANALOG OUTPUT (VOUT)
MSB LSB	
1111 1111 1111	$(4094/4096)(V_{1N} - V_{REF}) + V_{REF}$
1100 0001 1001	$0.5(V_{IN} - V_{RFF}) + V_{RFF}$
1000 0011 0010	Vrff
0100 0100 1011	$-0.5(V_{IN}-V_{REF}) + V_{REF}$
0000 0110 0100	$-1.0(V_{IN} - V_{REF}) + V_{REF}$
0000 0000 0000	$-1.05(V_{IN}-V_{REF}) + V_{REF}$

Clean 4-Quadrant Multiplying Is Shown in the Output Waveforms for Zero-Scale and Full-Scale DAC Settings

Internal Reference, REFLO/REFHI Pins, Gain Adjust and Wide Supply Voltage Range Allow 4-Quadrant Mulitplying on a 5V Single Supply

PACKAGE DESCRIPTION U Dimensions in Inches (millimeters) unless otherwise noted.

G Package 24-Lead Plastic SSOP (0.209) (LTC DWG # 05-08-1640)

*DIMENSIONS DO NOT INCLUDE MOLD FLASH. MOLD FLASH (0.25 - 0.38) SHALL NOT EXCEED 0.006" (0.152mm) PER SIDE **DIMENSIONS DO NOT INCLUDE INTERLEAD FLASH. INTERLEAD FLASH SHALL NOT EXCEED 0.010" (0.254mm) PER SIDE

 ΔJ LINEAR

G24 SSOP 0595

Dimensions in inches (millimeters) unless otherwise noted. PACKAGE DESCRIPTION

N Package 24-Lead PDIP (Narrow 0.300)

*THESE DIMENSIONS DO NOT INCLUDE MOLD FLASH OR PROTRUSIONS. MOLD FLASH OR PROTRUSIONS SHALL NOT EXCEED 0.010 INCH (0.254mm)

RELATED PARTS

